• ثبت نام
    • ورود به سامانه
    مشاهده مورد 
    •   صفحهٔ اصلی
    • نشریات انگلیسی
    • Journal of AI and Data Mining
    • Volume 6, Issue 2
    • مشاهده مورد
    •   صفحهٔ اصلی
    • نشریات انگلیسی
    • Journal of AI and Data Mining
    • Volume 6, Issue 2
    • مشاهده مورد
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    A Fast and Self-Repairing Genetic Programming Designer for Logic Circuits

    (ندگان)پدیدآور
    Mousavi, A. M.Khodadadi, M.
    Thumbnail
    دریافت مدرک مشاهده
    FullText
    اندازه فایل: 
    3.248 مگابایت
    نوع فايل (MIME): 
    PDF
    نوع مدرک
    Text
    Research/Original/Regular Article
    زبان مدرک
    English
    نمایش کامل رکورد
    چکیده
    Usually, important parameters in the design and implementation of combinational logic circuits are the number of gates, transistors, and the levels used in the design of the circuit. In this regard, various evolutionary paradigms with different competency have recently been introduced. However, while being advantageous, evolutionary paradigms also have some limitations including: a) lack of confidence in reaching at the correct answer, b) long convergence time, and c) restriction on the tests performed with higher number of input variables. In this paper, we have implemented a genetic programming approach that given a Boolean function, outputs its equivalent circuit such that the truth table is covered and the minimum number of gates (and to some extent transistors and levels) are used. Furthermore, our implementation improves the aforementioned limitations by: Incorporating a self-repairing feature (improving limitation a); Efficient use of the conceivable coding space of the problem, which virtually brings about a kind of parallelism and improves the convergence time (improving limitation b). Moreover, we have applied our method to solve Boolean functions with higher number of inputs (improving limitation c). These issues are verified through multiple tests and the results are reported.
    کلید واژگان
    Genetic Programming
    Logical Circuits
    Design Optimization
    A.7. Logic Design

    شماره نشریه
    2
    تاریخ نشر
    2018-07-01
    1397-04-10
    ناشر
    Shahrood University of Technology
    سازمان پدید آورنده
    Department of Electrical Engineering, Lorestan University, Khoramabad, Lorestan, Iran.
    Department of Electrical Engineering, Azad University, Arak Branch, Arak, Iran.

    شاپا
    2322-5211
    2322-4444
    URI
    https://dx.doi.org/10.22044/jadm.2017.1059
    http://jad.shahroodut.ac.ir/article_1059.html
    https://iranjournals.nlai.ir/handle/123456789/294894

    مرور

    همه جای سامانهپایگاه‌ها و مجموعه‌ها بر اساس تاریخ انتشارپدیدآورانعناوینموضوع‌‌هااین مجموعه بر اساس تاریخ انتشارپدیدآورانعناوینموضوع‌‌ها

    حساب من

    ورود به سامانهثبت نام

    آمار

    مشاهده آمار استفاده

    تازه ترین ها

    تازه ترین مدارک
    © کليه حقوق اين سامانه برای سازمان اسناد و کتابخانه ملی ایران محفوظ است
    تماس با ما | ارسال بازخورد
    قدرت یافته توسطسیناوب