• ثبت نام
    • ورود به سامانه
    مشاهده مورد 
    •   صفحهٔ اصلی
    • نشریات انگلیسی
    • Journal of Advances in Computer Research
    • Volume 12, Issue 3
    • مشاهده مورد
    •   صفحهٔ اصلی
    • نشریات انگلیسی
    • Journal of Advances in Computer Research
    • Volume 12, Issue 3
    • مشاهده مورد
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    an Adaptive Routing Strategy to Reduce Energy Consumption in Network on Chip

    (ندگان)پدیدآور
    Trik, MohammadPour Mozafari, SaadatBidgoli, Amir Massoud
    Thumbnail
    دریافت مدرک مشاهده
    FullText
    اندازه فایل: 
    955.2کیلوبایت
    نوع فايل (MIME): 
    PDF
    نوع مدرک
    Text
    Original Manuscript
    زبان مدرک
    English
    نمایش کامل رکورد
    چکیده
    Networks on chip (NoCs) are an idea for implementing multiprocessor systems that have been able to handle the communication between processing cores, inspired by computer networks. Efficient nonstop routing is one of the most significant applications of NOC. In this study, the performance improvement of Networks on Chip (NoC) is investigated by introducing an optimal selection strategy. One of the most important features of NoC is an efficient and continuous routing. The effect of any routing algorithm depends on the chosen strategy. Accordingly, in the proposed approach, packet traffic is first examined using an analyzer and then based on the number of steps, it is determined whether packets are local or not. Finally, packets are sent through the best output channel using the Regional Congestion Awareness (RCA) selection strategy for local traffic and Neighbors-on-Path (NoP) for non-local traffic. Using a simulation, it is shown that the proposed approach significantly increased the performance. Experiments show that in compared to BufferLevel and Random strategies, this method remarkably reduces the average delay and energy consumption.
    کلید واژگان
    Network on chip
    Adaptive routing
    Energy consumption reduction
    A.8. Integrated Circuits

    شماره نشریه
    3
    تاریخ نشر
    2021-08-01
    1400-05-10
    ناشر
    Sari Branch, Islamic Azad University
    سازمان پدید آورنده
    Department of Computer Engineering, North Tehran Branch, Islamic Azad University, Tehran, Iran
    Department of Computer Engineering and Information Technology, AmirKabir University of Technology, Tehran, Iran
    Department of Computer Engineering, North Tehran Branch, Islamic Azad University, Tehran, Iran

    شاپا
    2345-606X
    2345-6078
    URI
    http://jacr.iausari.ac.ir/article_686211.html
    https://iranjournals.nlai.ir/handle/123456789/904751

    مرور

    همه جای سامانهپایگاه‌ها و مجموعه‌ها بر اساس تاریخ انتشارپدیدآورانعناوینموضوع‌‌هااین مجموعه بر اساس تاریخ انتشارپدیدآورانعناوینموضوع‌‌ها

    حساب من

    ورود به سامانهثبت نام

    آمار

    مشاهده آمار استفاده

    تازه ترین ها

    تازه ترین مدارک
    © کليه حقوق اين سامانه برای سازمان اسناد و کتابخانه ملی ایران محفوظ است
    تماس با ما | ارسال بازخورد
    قدرت یافته توسطسیناوب